ABSTRACT The envelope tracking (ET) power supply has emerged to improve the efficiency of the power amplifier (PA) by supplying a variable voltage that tracks the envelope of the input signal to the PA. Represented by 5G, the future wireless communication technologies are characterized by higher envelope bandwidth and lower base station profile, which puts demanding requirements on ET power supply design. This paper investigates the key features of the switched capacitor topology and the pulse edge independent distribution (PEID) method, and then incorporates them into a unitary ET power supply. Comparing with the regular switched capacitor converter, this ET power supply can only involve minor changes in basic topology, which maintains a compact structure and preserves the merits of the original system being easy to drive. Besides, the corresponding control logic and control sequences are optimally redesigned, which can reduce the switching frequency to 1/n (n ∈ N) of the tracking bandwidth and extend the possible too narrow control pulses. To verify the proposed high bandwidth and compact ET power supply, a prototype with 6-26-V output voltage and 21-W peak output power is fabricated. The experiments are carried out by tracking a 1-MHz sine wave and a 5-MHz bandwidth real communication envelope, the results of which validate the proposed configuration and control scheme.
I. INTRODUCTION
Power amplifiers (PAs) play an important role in the wireless communication base stations. With modern modulation methods featuring non-constant envelope, the PAs, if powered by a conventional constant-voltage scheme, will suffer from as low as 5% efficiency [1] . To address this problem, envelope tracking (ET) power supplies are proposed, which can output a variable supply voltage that tracks the envelope of the radio-frequency output signal of the PA, as shown in Fig. 1 , so as to minimize the power loss and significantly improve the system efficiency [2] - [4] . Represented by the coming fifth generation (5G), the envelope bandwidth of the future wireless communication technology may even increase to the order of hundreds of MHz. Meanwhile, due to the adoption of mm-wave band, the base stations demand low profile and large scale to broaden the signal coverage [5] . Thus to design
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To achieve a high tracking bandwidth, ET power supplies usually employ high switching frequencies. A multiinput converter is switched at 3.2 MHz to realize a tracking of a 100-kHz two-tone signal [6] . A multilevel converter, switched at 4.5 MHz, realizing a tracking bandwidth of 300 kHz [7] . Attributed to the adoption of GaN transistors, literature [8] proposes a two-phase interleaving buck converter obtaining a 1.5-MHz bandwidth with 8-MHz switching frequency. Almost with the same structure, the tracking bandwidth is promoted to 10 MHz while the switching frequency increases to 40 MHz and an additional push-pull converter is necessary to further enhance the slew rate [9] . Here if we define the ratio between the switching frequency and the tracking bandwidth as R sw−bw , then it can be found that R sw−bw often needs to be on the order of 5−10, as stated in [10] . Under this relationship, the switching frequency will ascend to several hundreds of MHz in the fourth generation (4G) and even reach GHz in 5G wireless communication, which puts a huge challenge in hardware realization. Besides because of the extremely high switching frequency, the switching period is shortened to a few nanoseconds, which is too narrow for an effective regulation and the control signal may even get extinguished in the driving circuit [11] . To reduce the R sw−bw , multiphase converters with high-order filters are presented in [12] - [14] . Owing to the filtering out or attenuation of the harmonics, the demand for high switching frequency is alleviated and the R sw−bw s are reduced to 3−5, or even 1.25. However, the switching frequency is still too high for future applications.
The switching-linear hybrid (SLH) ET power supply integrates the switching converter and the linear amplifier into one composite configuration, achieving both high efficiency and high linearity [15] , [16] . Nevertheless, although the linear amplifier has high-bandwidth tracking capability, it is very inefficient and thus can only handle a small portion of the load power. That is to say, to ensure the high system efficiency, the switching converter at least needs to be loosely regulated, and the linear amplifier is only tightly regulated based on this loose regulation. In other words, the switching converter is required to basically satisfy the overall system bandwidth requirements. Thus the demand for the switching frequency in SLH ET power supplies is not reduced, but substantially the same level as that of switching-converter-only configurations. To break this bottleneck, literatures [17] - [19] abandon the loose regulation of the switching converter and adopt the open-loop controlled step-wave structure, which can render the R sw−bw to 1.
To further lower the switching frequency, literatures [20] propose a pulse edge independent distribution (PEID) method. With this method, the R sw−bw can be reduced to 1/n. Meanwhile, the pulse widths of the control signals are extended to offer a more feasible and reliable operation. However, in the PEID method, there are a great many of voltage sources required, and they should be isolated from each other. Thus a multi-output power supply or multiple individual power supplies are employed, which increases not only the power conversion stage and system complexity but also the system profile.
To achieve a compact design, a switched capacitor topology is presented in [21] . It utilizes the capacitors instead of the voltage sources, obtaining a very simple and compact ET power supply. However, in this structure, the control sequence and operating modes are rigid and immutable, which cannot flexibly apply the switching frequency reduction methodologies. This paper presents an ET power supply which incorporates the virtues of the PEID method and the switched capacitor structure. Comparing with [21] , this ET power supply can only involve minor changes in basic topology, which can preserve the original advantages to the maximum extent. Besides, the corresponding control logic and control sequences are optimally redesigned. Based on the proposed configuration and control scheme, a high bandwidth and compact ET power supply can be achieved.
The rest of the paper is structured as follows. Section II reviews the key features of the switched capacitor topology, the limitations of which are pointed out and discussed when the PEID method is applied. Based on the analysis, the improved topology and corresponding control logic are deduced in detail. The field-programmable gate array (FPGA) based control program design is also presented in this section. To verify the proposed high bandwidth and compact ET power supply, a prototype is built and tested in the lab. The experimental results and discussions are presented in Section III. Section IV concludes this paper. 
II. SYSTEM CONFIGURATION AND CONTROL SCHEME A. REVIEW OF THE REGULAR SWITCHED CAPACITOR ET POWER SUPPLY
The core multilevel converter of the switched capacitor ET power supply presented in [21] is illustrated in Fig. 2 , where V in is the input voltage source, C 11 − C 13 are the switched capacitors, D 11 − D 13 are corresponding charging diodes, Q 11 − Q 13 are main switches, Q 11n − Q 13n are auxiliary switches, which are complementary controlled to Q 11 − Q 13 , respectively. The control signals and the output voltage v mul are depicted in Fig. 3 , from which one can find that this structure can achieve four voltage levels at the output and the switching frequency is equal to that of the output voltage.
Referring to Fig. 2 , in addition to the compact structure of the switched capacitor topology, all the switches can be easily driven via boot-strap driver ICs with a common ground, which is more conducive to high frequency driving. If we use ''1'' and ''0'' to represent the turn-ON and turn-OFF of a switch, respectively, the external characteristics in accordance with each operating mode of the main switches can be concluded in TABLE 1. It is noted that among the four obtained output voltages, each corresponds to one, and only one operating mode, even in different operating intervals. Moreover, in a full period of v mul , main switches must be turned ON in the order of Q 13 , Q 12 , and Q 11 , and turned OFF in the order of Q 11 , Q 12 , and Q 13 . Thus we may draw a conclusion that, with this method, the control logic is unique to each output voltage level and must follow a rigid control sequence.
B. REVIEW OF THE PEID METHOD
The PEID method can break the original control pulses into independent rising and falling edges, then rematch them with optimized rules to form new control signals [20] . With this method, the switching frequency can be reduced to 1/n of the tracking bandwidth and the possible too narrow pulse widths can be extended, which are especially suitable for high bandwidth tracking applications. The configuration of the multilevel converter for the PEID method with R sw−bw = 1/2 is shown in Fig. 4 , where V in is the voltage source, Q ij (i = 1, 2; j = 1, 2, 3) is the main switch, D ij is the blocking diode. For comparative analysis, the achievable output voltage levels are also set as four.
As the two sets of circuits are completely identical in topology, we take Set 1 group as an example for the illustration. The control logic for main switches and the corresponding v mul waveform are shown in Fig. 5 . Noted that the blue dot lines represent the control signals for Set 2 group. Based on the comparisons between Figs. 3 and 5, it is obvious that the output voltages are exactly the same in both cases, while for the PEID method, the switching frequency is only 1/2 of that of v mul . Besides, referring to Fig. 3 , the shortest turn-ON intervals in Q 11 and the shortest turn-OFF intervals in Q 13 are all extended as shown in Fig. 5 .
Similarly, the external characteristics for the PEID method are also concluded and listed in TABLE 2, from which we can find that except for the all-ON state and all-OFF state, a v mul may be realized by two different control logic. Actually, as seen in Fig. 4 , since all the main switches own a completely identical status, a desired v mul can correspond to even more options, which maximizes the flexibility for different control strategy applications.
C. DERIVATION OF THE PROPOSED TOPOLOGY AND CONTROL SCHEME
To combine the high bandwidth tracking capability and the compact structure, the PEID control logic is directly applied to the switched capacitor topology, i.e., the control signals in Fig. 5 are utilized to control the circuit in Fig. 2 . Surely, there will be another set of circuit completely identical and series connected with the one shown in Fig. 2 . The key waveforms are shown in Fig. 6 .
As seen in Fig. 6 , during the interval [t 0 , t 4 ), the operating modes are the same as Fig. 3 . However, in interval [t 4 , t 5 ), Q 13 is turned OFF prior to Q 11 and Q 12 , thus C 13 is charged by V in through D 13 and Q 13n , v mul is equal to the voltage across C 13 , i.e., V in . Therefore, there is a large voltage decline at t 4 instant, as shown in Fig. 6 . Similarly, in interval [t 5 , t 6 ), Q 12 and Q 13 are all turned OFF, so in addition to C 13 , C 12 is also charged by V in , through D 12 and Q 12n . In this interval, v mul is still equal to V in . As seen in Fig. 6 , it is obvious that there is a large discrepancy between the achieved and the desired output, indicated by the shaded areas, which will lead to severe distortions for the signal amplification of PA. The key reason lies in the features of the two circuit configurations and corresponding control logic, as discussed in Section II. A and B.
To address this problem, we reconsider the topology of the switched-capacitor multilevel converter, and mark the three points A, B, and C, as shown in Fig. 7 . Referring to interval [t 4 , t 5 ) in Fig. 6 , Q 13 is turned OFF, which means Q 13n is turned ON, thus point A is directly pulled down to the ground and v mul is clamped to V in rather than reduced from 4V in to an adjacent lower step, 3V in . Therefore if we redirect point A to point B instead of the ground, when Q 13 is turned OFF and Q 13n is not turned ON, the missed 3V in -step can be rebuilt. Thus a supplementary switch Q 13s is employed and connected between points A and B, with the control logic of being complementary to Q 13 . Similarly, during interval [t 5 , t 6 ), Q 12s can be added between points B and C and controlled complementary to Q 12 , to rebuild the step of 2V in .
After taking the above measures, the control of Q 11n remains unchanged, while the control logic for Q 12n and Q 13n should be reconsidered. When Q 12n and Q 13n are turned ON, C 12 and C 13 can be charged by V in . To ensure the sufficient charging time for the switched capacitors so that the voltages across them can keep stable, Q 12n and Q 13n are kept ON-state as long as it will not lead to a short circuit to the input voltage source or the switched capacitors.
For Q 12n , there are two individual loops may cause the short circuit situation:
1) The loop from V in , through D 11 and Q 12 , to Q 12n ;
2) The loop from V in , through Q 11 and Q 12s , to Q 12n . Therefore, the control logic for Q 12n can be expressed as
where Q 11 , Q 12 , Q 12n , and Q 12s are also used to represent the control logic for the corresponding switch. According to the De Morgan's law, (1) can be rewritten as
Since Q 12s = Q 12 , (2) can be further simplified as
For Q 13n , there are three individual loops may cause the short circuit situation:
1) The loop from V in , through D 12 and Q 13 , to Q 13n ;
2) The loop from V in , through D 11 , Q 12 , and Q 13s , to Q 13n ;
3) The loop from V in , through Q 11 , Q 12s , and Q 13s , to Q 13n .
FIGURE 8.
The system configuration of the proposed ET power supply. Thus the control logic for Q 13n can be expressed as
Based on the De Morgan's law and the Absorption law, (4) can be further simplified as
Additionally, it is noted that the adoption of Q 12s and Q 13s aims to provide a path feeding the output port with a lower step voltage when Q 12 and Q 13 are turned OFF, respectively, thus the current flow through each supplementary switch basically only needs to flow from point C to point B, or point B to point A. From this point of view, Q 12s and Q 13s can be simply replaced with diodes, which minimizes the changes involved, maintains a compact structure, and preserves the merits of the original system being easy to drive.
Based on the analysis above, the proposed system configuration of the ET power supply is obtained and shown in Fig. 8 original minimum ON-time and OFF-time within the control signals are extended, which means in addition to the compact design, the advantages of the PEID method are well achieved in this configuration.
D. CONTROL PROGRAM DESIGN
The control scheme for the proposed configuration is implemented by FPGA. The flow chart of the control logic for main switches is shown in Fig. 10 . For convenience, Q j (j = 1, 2, . . . , 6) is used to represent the driving signals, i.e., Q 1 −Q 3 correspond to Q 11 −Q 13 , and Q 4 −Q 6 correspond to Q 21 − Q 23 , respectively.
After the initialization, Q 1 − Q 6 are all assigned a value of 0, and j is assigned a value of 1. The original control pulses, as shown in Fig. 3 , are prepared for judgment. When the rising edge is detected, the main process will then judge if Q j is 0 at this time: If it is true, the rising edge will be distributed into this driving signal, i.e., Q j will turn to 1. Meanwhile, the value of j will be increased by 1, which means the pointer of the main process will move to the next round. As long as j is not greater than 6, the main process will return to the point following the initialization phase, and make another judgment of rising or falling edge; While if Q j is not 0, the side process is activated. The value of j is also increased by 1. As long as j does not exceed 6, a cycle of judgment is initialed until one Q j with 0 value is found, and then the rising edge can be distributed into this driving signal. When Q 1 − Q 6 are all settled, the value of j will exceed 6, thus the main process will assign j a value of 1 again, so that the next round of distribution can proceed.
When the falling edge is detected after the initialization, the flow of the main and side process is similar with the rising edge case, and can be analyzed analogously. When the stop command is true, the process ends.
As long as the driving signals for the main switches are generated, according to (3) and (5), the ones for the auxiliary switches can also be obtained by employing some simple logic operations with FPGA.
III. EXPERIMENTAL VERIFICATIONS
To verify the proposed configuration and control logic, a prototype is established with the main involved parameters presented in TABLE 3. The specifications of this prototype are as follows: As shown in Figs. 11 (a) and (c), they all show good tracking performance in both sine-wave tracking and real communication envelope tracking. Besides, each step within v mul waveform keeps a stable voltage level, which indicates the derived control logic for the auxiliary switches has provided sufficient charging time for the switched capacitors, thus the original voltage sources can be fully replaced, leading to a more compact system structure. Referring to Fig. 11(b) , it can be found that the switching frequencies of the six driving signals are only 1/2 of the frequency of v mul . Moreover, referring to Fig. 11(d) , the pulse widths of the driving signals are greatly extended when compared with v mul waveform, i.e., the possible too narrow driving signals in conventional schemes can be avoided, which is particularly important in high tracking bandwidth applications. The overall system efficiency is measured as 73.8% with power analyzer PM3300 from Voltech. Based on the experimental results, it is evident that the proposed ET power supply has combined the advantages of compact structure and high tracking bandwidth into one unit.
IV. CONCLUSION
This paper proposed an ET power supply, which incorporated the PEID method into the switched capacitor structure. Due to the unique control logic and rigid control sequence of the regular switched capacitor ET power supply, it suffered from voltage levels loss at the output of the multilevel converter, when the PEID method was directly applied. An improved topology was derived and optimized with only minor changes involved in the configuration, which could maintain the compact structure and the advantage of easy driving. Besides, the proposed ET power supply naturally preserved the merits of the PEID method, i.e., reducing the switching frequency to 1/n of the tracking bandwidth and extending the minimum turn-ON and turn-OFF time periods. To verify the proposed high bandwidth and compact ET power supply, a prototype with 6−26-V output voltage and 21-W peak output power was fabricated in the lab. The experiments were performed by tracking a 1-MHz sine wave and a 5-MHz bandwidth real communication envelope, the results of which validated the proposed configuration and control scheme. YING ZHU received the B.S. degree in electrical engineering from the College of Electrical Engineering and Control Science, Nanjing Tech University, Nanjing, China, in 2017, where she is currently pursuing the M.S. degree in control engineering. Her main research interests include envelope tracking power supplies and dc-dc converters.
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